Abstract: This paper describes the design and analysis of the functional units of RISC based MIPS architecture. The functional units includes the Instruction fetch unit, instruction decode unit, execution unit, data memory and control unit. The functions of these modules are implemented by pipeline without any interlocks and are simulated successfully on Modelsim 6.3f and Xilinx 9.2i. It also attempts to achieve high performance with the use of a simplified instruction set.
INTRODUCTION
MIPS stands for microprocessor without interlocked pipeline stages. It is a reduced instruction set computer (RISC) instruction set architecture (ISA) [1] and is now a performance leader within the embedded industry. MIPS is a load/store architecture in which all operations are performed on operands held in the processor registers. RISC CPU has advantages such as faster speed, simplified structure & easier implementation. The decision to include a microprocessor in a design is that it transforms the design effort from a logic design into a software design. With the everincreasing size and reductions in cost of FPGA devices, it is now possible to implement a complete system on one device, a System-On-Chip (SOC). In this paper the design of various functional units of RISC based MIPS processor using VHDL has been presented. The goal of this work was to evaluate the performance of various units of the MIPS processor.
II. SALIENT FEATURES OF MIPS ARCHITECTURE

A. Instructions Set Architecture
The MIPS Architecture defines thirty-two [6] ; 32-bit general purpose registers (GPRs). All instructions of MIPS microprocessor are 32 bit and are available in three formats: R-type, I-type and J-type [4] .MIPS instructions are three address operations taking two sources and one destination. Figure. 2 explains the I-type instructions format that allows a 16 bit immediate to replace one of the operands and is also used for memory accesses and for conditional branches. 
B. Register
A MIPS microprocessor has 32 addressable registers. The registers are preceded by $ in assembly language instruction. Two formats for addressing are used i.e., using register numbers ($0 through $31) or using equivalent names ( $t1, $sp).Special registers Lo and Hi used to store result of multiplication and division. The stack of MIPS grows from high memory to low memory [3] .
C. Memory
Memory access instructions are included in the I-type format. The source register (RS) is added to the immediate to create an effective address which is used to reference the memory. The second register (RT) is either used as the destination in a memory load or as a source in a memory store. The memory is byte addressed but is 32 bit wide so all word loads and stores have to be word aligned. Half word accesses have to be aligned to half word boundaries. To help with unaligned loads and stores there are two more memory access instructions. Load Word Left (LWL) and Load Word Right (LWR) in combination allow word loads from unaligned addresses.
D. Pipeline Interlocking
In the MIPS microprocessor this means that some instructions have an implicit delay before their effect takes place [1] .The general philosophy is to construct the hardware as simply as possible and, if a result is not ready for use in the next instruction then not to stop the whole processor but use the software to insert instructions into the space. The two main delays in the MIPS microprocessor are branch shadows and memory load delays. Pipelining is a standard feature in RISC processors which is used to improve both clock speed and overall performance. It allows a processor to work on different steps of the instruction at the same time, thus more instruction can be executed in a shorter period of time. 
E. Conditions
There are no condition flags but instead all branches are conditional on the values of the registers in the main register bank. Each conditional branch instruction specifies two registers (RS and RT) to be fetched and tested. A branch is conditional on the results of two tests. The first is compare the two registers together to test whether they are equal (RS=RT). The other test is simply to look at the sign value (bit 31) of the first register (RS<0). By choosing the second register to be R0 (RT=0) it becomes possible to test RS for less than greater or equal to zero or any combination of the three. For an unconditional branch the Branch if Greater or Equal to Zero instruction (BGEZ) is used with R0 as an operand. This condition will always be true.
III. MIPS FUNCTIONAL UNITS
A. Instruction Fetch Unit
The function of the instruction fetch unit is to obtain an instruction from the instruction memory using the current value of the PC and increment the PC value for the next instruction. The block diagram for the Instruction fetch unit is shown in Figure 5 . 
B. Instruction Decode Unit
The main function of the instruction decode unit is to use the 32-bit instruction provided from the previous instruction fetch unit to index the register file and obtain the register data values. The block diagram for the Instruction decode unit is shown in Figure 6 . 
D. Execution Unit
The execution unit contains the arithmetic logic unit (ALU) .The branch address is calculated by adding the PC+4 to the sign extended immediate field shifted left 2 bits by a separate adder. The logic elements include a MUX, an adder, the ALU and the ALU control. The block diagram for the Execution unit is shown in Figure 8 . 
E. Data Memory Unit
It is only accessed by the load and store instructions. The load instruction asserts the MemRead signal and uses the ALU Result value as an address to index the data memory. The read output data is then subsequently written into the register file. A store instruction asserts the MemWrite signal and writes the data value previously read from a register into the computed memory address. Figure 22 explains the simulation result of the Execution Unit whereby the output alu_result is obtained with various possible combinations of inputs i.e. read_data1 and read_data2 and the opcode which specifies the operation to be performed.
V. SYNTHESIS AND SIMULATION RESULTS
A. Instruction Fetch Unit
B. Instruction Decode Unit
CONCLUSION
A complete realistic, parameterized, synthesizable, modular, single clock and multiple clock multicore architecture of RISC based MIPS is studied. MIPS is a fully pipelined architecture having an efficient instruction scheduling. The functionality of the instruction fetch unit, Instruction decode unit, Control unit and the execution unit has been synthesized and verified using Modelsim 6.3f and Xilinx 9.2i.
